10/603361

Express Mail Label No.: EV062338805US ATTORNEY DOCKET NO: N1085-00089

[TSMC: 2002-0917]

What is claimed is:

1 1. A method of making a multiple gate electrode on a semiconductor device, comprising the

2 steps of:

6

7

1

7

1

2

3 coating a layer of gate electrode material over a semiconductor device that has been

4 previously coated with a thin film of gate dielectric; and

5 planarizing the layer of gate electrode material to a substantially planar surface prior to

patterning the gate electrode material to form a discrete multiple gate electrode on the

semiconductor device.

2. The method of claim 1, further comprising the steps of:

applying a photoresist mask of substantially uniform thickness on the planar top surface of the planarized gate electrode material;

of the planarized gate electrode material,

patterning the photoresist mask to cover a corresponding pattern of the discrete multiple

gate electrode; and

etching the gate electrode material that is uncovered by the photoresist mask to form the

discrete multiple gate electrode.

3. The method of Claim 1, further comprising the step of:

conforming the layer of gate electrode material with a step height increase corresponding

3 to an increased step height of the semiconductor device.

The method of claim 1 wherein, the semiconductor device comprises a silicon fin.

The method of claim 1 wherein, the semiconductor device comprises a fin of silicon and

2 germanium.

11

PH1\1092735.1

10/603361

Express Mail Label No.: EV062338805US ATTORNEY DOCKET NO: N1085-00089

[TSMC: 2002-0917]

رگار 1.

2

3

4 5

8 9

2

3

4 5

6

7

2

The method of claim 1, further comprising the steps of:

applying a photoresist mask of substantially uniform thickness on the planar top surface of the planarized gate electrode material, the mask comprising photoresist and a mask material selected from the group comprising, silicon nitride, silicon oxynitride, silicon oxide and photo resist, or combinations thereof;

patterning the photoresist mask to cover a corresponding pattern of the multiple gate electrode; and

etching the gate electrode material that is uncovered by the photoresist mask to form the discrete multiple gate electrode.

7 1 \$.

The method of claim 1, further comprising the steps of:

applying a photoresist mask of substantially uniform thickness on the planar top surface of the planarized gate electrode material;

patterning the photoresist mask to cover a corresponding pattern of the multiple gate electrode; and

plasma etching the gate electrode material that is uncovered by the photoresist mask to form the patterned multiple gate electrode.

The method as recited in claim 1, further comprising the step of: applying a mask over the planarized surface, wherein the mask is of substantially uniform thickness for accurate patterning thereof.

9

The method of claim 1 wherein, the gate dielectric comprises silicon oxide.

10/603361

Express Mail Label No.: EV062338805US

ATTORNEY DOCKET NO: N1085-00089

[TSMC: 2002-0917]

